Within a micro instruction execution cycle, the CPU as well as an input / output controller is connected to an external 16 kByte huge random access memory device ( RAM ).
2.
The BCD Operations Section placement in the AOC and integration into ARFOR planning / execution cycles as well as ABCS systems, allows it to have maximum situational awareness in the joint fight and provide very significant ( albeit unseen ) contributions to the ARFOR effort.