This netlist is used as the basis for the physical design ( place and route ) flow to convert the designers'intent into the polygonal design of the SoC . Throughout this conversion process, the design is analysed with static timing modelling, simulation and other tools to ensure that it meets the specified operational parameters such as frequency, power consumption and dissipation, functional integrity vs . the RTL and electrical integrity.
