These are also 3838 / 1553B data words sent over the LS channel, from the HS subaddress to which the HS action words are sent.
32.
For example, if a 16-bit block in the data word changes from 0x0000 to 0xFFFF, the Fletcher-32 checksum remains the same.
33.
The first weakness of the simple checksum is that it is insensitive to the order of the blocks ( bytes ) in the data word ( message ).
34.
When the data word is divided into 16-bit blocks, two 16-bit sums result and are combined into a 32-bit Fletcher checksum.
35.
When the data word is divided into 32-bit blocks, two 32-bit sums result and are combined into a 64-bit Fletcher checksum.
36.
This function takes as input a 160-bit state and a 512-bit data word and outputs a new 160-bit state after 80 rounds.
37.
Data words consist of two start bits, 8 to 24 data bits and a single parity bit or optional three bit CRC ( cyclic redundancy check ).
38.
For instance, in DDR1, two adjacent data words will be read from each chip in the same clock cycle and placed in the pre-fetch buffer.
39.
In three successive memory cycles, the processor would update the word count, update the transfer address, and store or retrieve the actual I / O data word.
40.
This places the bit-stuffed data words, for which erasures can be detected, in the outermost layers of the symbol, which is most prone to erasures.
