Raising the interrupt input to the computer causes a break in execution as follows : as soon as the machine is in a suitable state ( in particular, when not " busy " and only in certain states of the fetch / execute cycle ), the next instruction pair is fetched from store location 5, without changing the Sequence Control Register ( SCR ).